Abstract-Batteries are connected in series to meet the voltage requirement in many applications. A voltage equalizer circuit is necessary to ensure that none of the batteries is over-charged or over-discharged. A novel fast soft-switched cell-to-cell voltage equalizer topology is proposed in this work. This topology can transfer charge from multiple over-charged batteries to multiple under-charged batteries simultaneously avoiding any unnecessary charging or discharging of a battery to achieve fast voltage equalization. The proposed circuit topology and modulation method ensure zero voltage switching under all battery conditions. The circuit operation and soft-switching are analyzed and experimentally verified with a four battery voltage equalizer prototype. The prototype is tested with a battery bank and a hybrid ultra-capacitor bank, and a high conversion efficiency is verified.
I. INTRODUCTION
E ELECTRO-CHEMICAL energy storage plays an essential role in electric vehicles, power backup systems, renewable energy generation systems, and many other applications. Batteries are widely used as energy storage. Often a number of batteries are connected in series to get a higher terminal voltage which suits the application. All series-connected batteries are charged and discharged together. Although the charging and discharging current are same for all the batteries, their terminal voltages may not be the same. This is a result of unequal charge capacities of the battery due to manufacturing tolerance, unequal aging, and non-uniform temperature distribution. Hence, the batteries with lower charge capacity experience over-charge and over-discharge in each chargedischarge cycle. This over-charge and over-discharge further reduces their charge capacities escalating the problem. If this situation is allowed to continue, some of the batteries will fail much earlier than their expected lifespan. Hence, a voltage equalizer circuit is necessary to ensure equal voltages of all the batteries by redistributing charge among them. This circuit takes charge from any over-charged battery and gives it to any under-charged battery.
There are many voltage equalizer topologies proposed in the literature. Ideally, a voltage equalizer should take charge only from the over-charged batteries and transfer this charge only to the under-charged batteries without disturbing the rest of the batteries. The cheapest and simplest topology is a dissipative one where an overcharged battery is discharged through a resistor to equalize voltages of the batteries [1] . This approach is not a practical one for a large battery bank since a lot of energy is wasted in the process. Hence, all active voltage equalizer topologies use power converters to transfer charge with high efficiency. Some of these converter based topologies transfer power from an individual battery to the entire battery stack. This task is achieved by different approaches such as multiple transformer based converter [2] , single transformer with multiple secondary windings [3] - [8] , single dc-dc converter with selection switches [9] - [14] , inverter with voltage multiplier circuit [15] , [16] etc. These topologies perform charge transfer between individual battery and the battery string. But, this approach leads to unnecessary charging or discharging of some of the batteries in the battery string and causes delay in equalization and extra power loss. The adjacent cell topologies [17] - [22] equalizes voltage of two adjacent batteries. This adjacent battery voltage equalization is done for each pair of adjacent batteries. This approach is simpler and does not require voltage monitoring, but charge transfer between two non-adjacent batteries has to be through all the batteries between them. Hence, this approach also leads to unnecessary charging or discharging of some of the batteries causing extra delay and power loss.
The unnecessary charging and discharging can be avoided if the voltage equalizer can directly transfer charge from overcharged batteries to under-charged batteries. Very few works have been reported which can accomplish this. A selection switch network and isolated power converter can be used to select one overcharged battery and one under-charged battery and transfer charge between them [23] - [26] . Although this approach uses less number of high frequency switches and achieves direct cell-to-cell charge transfer, batteries are selected sequentially and voltage equalization happens between a pair of batteries at a time. Hence, this process takes a long time. The fastest way to equalize the voltages of a string of series connected batteries is to transfer charge from all overcharged batteries to all under-charged batteries simultaneously without charging or discharging the rest of the batteries in the string. A multi-winding transformer based approach is proposed in [27] to achieve multi-cell to multi-cell charge transfer which suffers from the problem of leakage inductance of the transformer windings and difficulties in implementation of the multi-winding transformer. Multi-cell to multi-cell charge transfer is achieved using switched capacitors in [28] and [29] . A delta-structured switched capacitor network in used in [28] where the number of capacitors increases rapidly with the number of batteries in series. The topology proposed in [29] is simpler and uses only one capacitor per battery. The equalization currents in the batteries in the topologies in [27] - [29] depend on the voltage differences among the batteries. Hence, the equalization power of the equalizer decreases with the progress of the voltage equalization process leading to longer equalization time.
A bi-directional Cuk converter based topology is proposed in [30] where each battery is connected to a common energy bus through a bi-directional Cuk converter, leading to complex implementation. It requires close-loop control of the battery currents making this approach costly and more complicated to implement. However, the battery currents do not depend on the voltage differences and the equalizer can work with its rated power all the time to achieve faster voltage equalization compared to [27] - [29] . A simpler topology is proposed in [31] using one half-bridge leg, one capacitor and one inductor for each battery. The battery currents in this topology do not depend on the voltage differences and there is no need for close-loop current control. Thus, the topology proposed in [31] achieves faster multi-cell to multi-cell charge transfer compared to [27] - [29] with a simpler control and circuit implementation compared to [30] .
However, the sin-triangle modulation used in [31] leads to high switching frequency and hard switching, thus reducing converter efficiency.
This work is an improvement over the approach presented in [31] . The topology presented here has structural similarity to [31] , but with suitable modification, component selection, and modulation method, leads to lower size and cost, simpler control and higher efficiency due to ZVS of all the switches while achieving all the advantages of [31] . This voltage equalizer can transfer charge from multiple batteries to multiple batteries simultaneously while avoiding unnecessary charging or discharging of any battery. The equalization current does not depend on the voltage differences of the batteries. All these features leads to fast voltage equalization. An open loop control approach with only battery voltage sensing is sufficient to achieve cell balancing. The proposed modulation helps to achieve soft-switching of the switching devices under all battery conditions leading to high efficiency.
II. TOPOLOGY
The circuit topology is adopted from [31] with an additional small capacitor C s connected across each switch to achieve ZVS operation as shown in Fig. 1 . In this topology, each battery has one half-bridge converter leg. The pole of the converter leg is connected to a series combination of a capacitor C and an inductor L. One terminal of each inductor is connected at a common node. The capacitors, C, connected to the converter poles are used to block dc voltage. The capacitance of C is chosen to be large so that it offers negligible impedance at the switching frequency. The inductor determine the maximum possible current in the converter legs.
The dc bus capacitors, C dc is used as a filtering element to filter out the switching components from the battery current. The capacitor C s is only used to achieve resonant transition and it has to store a small amount of energy. Hence, a low cost ceramic capacitor with small capacitance value can be used as C s . 
A. Modulation
The modulation strategy uses phase shifted square-waves instead of sine-triangle PWM used in [31] . This modulation technique helps to achieve higher efficiency with lower circuit component requirements and lower complexity in implementing the control algorithm in digital controller. The proposed modulation strategy along with the control algorithm is explained below.
The top device of each half bridge converter leg is controlled with a square wave of 0.5 duty and time period T s . However, the phase of each of these square waves is determined based on the condition of the corresponding battery. For describing these signals and subsequent analysis, two periodic functions Sq(t) and T r(t) of time period T s are defined as shown in Fig. 2 . An Op-Amp based non-isolated voltage sensor is used to sense all the battery voltages. The sensed voltages are then sent to the digital controller using Analog to Digital Converter (ADC). The digital controller then decides which battery voltages are within acceptable voltage range, which batteries have to be charged and which ones to be discharged. A battery voltage is assumed to be acceptable if it is within a small voltage tolerance V tol around the average voltage of all the batteries. The average voltage of all the batteries for a battery bank consisting of n number of batteries in series is given by,
Where, V bk is the voltage of the k th battery. The upper limit V h and the lower limit V l of the acceptable voltage band around the average voltage are given by,
The decision to charge of discharge a battery is taken based on its voltage based on the algorithm shown in the flowchart in Fig. 3 where S k and S k are the gate drive signals respectively of the top and the bottom devices of k th converter leg and δT s is the phase difference among the charging and discharging converters.
In general, the gate drive signal for the top device of the k th converter is given by,
The modulation strategy is as follows,
• If k th battery needs to be discharged then δ k = 0.
• If k th battery needs to be charged then δ k = delta where δ > 0.
• For the rest of the batteries, both the devices of the converter leg are turned off.
The following subsections discuss how this modulation strategy achieves the goal of voltage equalization among multiple series connected batteries.
B. Operation
The operation of the equalizer circuit is explained here with equivalent circuit and mode diagrams for a specific case of four batteries where battery 1 and 2 are discharging and battery 3 and 4 are charging. For k th converter in Fig. 1 , the pole voltage with respect to the negative terminal of k th battery is given by, A equivalent circuit is obtained for four batteries in Fig. 4 (a) using (6) . Since, the dc blocking capacitor C blocks the dc voltages in the circuit in Fig. 4 (a) and does not offer significant impedance at switching frequency, the ac equivalent circuit is derived as shown in Fig. 4(b) , where,
Since, battery 1 and 2 discharging and battery 3 and 4 charging, δ k = 0 for k = 1, 2 and δ k = −δ for k = 3, 4. The gate signals to the top devices are given by,
The voltages V 1 , V 2 , V 3 and V 4 in Fig. 4 (b) are plotted in Fig. 5 along with the gate signals in (8) and (9) . Using superposition theorem in Fig.4 (b), it can be shown that,
V o is plotted in • Mode I and II: In mode I and II top devices of converter 1 and 2 and bottom devices of converter 3 and 4 are conducting. Current flow paths in both the modes are same, but the direction of current flow in one mode is opposite to other. If the slope of current in mode III is very small, then due to the symmetry of currents and duration of modes I and II in Fig. 5 , current flowing through the dc bus capacitors in these modes will only lead to a switching frequency ac current in them. However, if the slope of current in mode III is not negligible, then the net effect of the currents in mode I and II is to discharge C dc of second converter and charge C dc of third converter with a small amount of charge. Thus, some power transfer takes place in these modes which is small compared to the power transfer in mode III and VI. So, mode III and VI decide which battery is charging and which battery is discharging.
• Mode IV and V: In these modes, bottom devices of converter 1 and 2 and top devices of converter 3 and 4 are conducting. Similar to mode I and II, the current path is same in both the modes, but current direction in mode IV is opposite to the current direction in mode V. Thus, similar to mode I and II, the current flow in these modes mainly leads to a switching frequency ac current flowing through the dc bus capacitors and a small amount of power transfer happens which is small compared to mode III and VI.
• Mode III and VI: In mode III, all the top switches of all four converters are conducting and mode IV, all the bottom switches are conducting. The fourth converter charges its dc bus capacitor in mode III, but does not charge or discharge it in mode VI. Thus, the charging current has a dc component which charges the battery 4. Similarly, the first converter does not charge or discharge its dc bus in mode III, but discharges it in mode VI. The dc component of the discharge current is used to discharge battery 1. Hence, charging of battery 4 and discharging of battery 1 are achieved in these two modes.
Dc bus capacitor in third converter is charged with current (i 3 + i 4 ) in mode III and discharged with i 4 in mode VI. Due to equal duration of these two modes and symmetry of waveform of i 4 , the current i 4 only produces a switching frequency ac current in the dc bus capacitor. Thus, the current i 3 in mode III effectively provides charging current to the dc bus capacitor and the dc component of this charging current charges battery 3. Similarly, the dc bus capacitor of the second converter is charged with current i 1 in mode III and discharged with current (i 1 + i 2 ) in mode VI. Due to equal duration of these two modes and symmetry of waveform of i 1 in Fig. 5 , the current i 1 produces a switching frequency ac current in the dc bus capacitor and i 2 provides discharge current to the dc bus in mode VI. The dc component of this current leads to discharge of battery 2. Hence, battery 2 is discharging while battery 3 is charged. Thus, power transfer from multiple batteries to multiple batteries is possible simultaneously with this topology.
C. Power and Current Calculation 1) Inductor Current: The voltage and current waveforms are similar to a phase-shifted half-bridge converter. However, the expression for inductor current in this converter need to extended for n number of converters connected together in the case of the proposed topology. The derivation of inductor current is provided in Appendix A. The inductor current in the k th converter can be expressed as,
2) Power Transfer: Power transfer from k th source is given by,
Since, the current i k has only switching frequency component and its harmonics,
The expression for power is obtained by evaluating the integral in (15) and can be expressed as follows,
It can be observed from (16) that the power transfer level between batteries does not depend on the difference between the battery voltages.
3) Battery Current: Using KCL in Fig. 1 , following expression can be obtained,
Here, S k is the gate signal of the top device of the k th converter. The sum of battery and dc bus capacitor currents has a dc component and switching frequency components. Most of the ac component flows through the capacitor, C dc . DC component in battery current is given by,
The expression of battery current in (18) does not depend on the voltage differences of the batteries. Thus the equalization power does not reduce as the battery voltages come closer to each other with progress in the equalization process and the equalization process does not slow down with time.
D. Battery Voltage in Acceptable Range
The battery with voltage in the acceptable range should not take part in power transfer. Hence the algorithm in Fig. 3 turns off both the switches of the converter when battery voltage is within the upper and lower limits. But, it is possible that the diode in parallel with the mosfet can turn on and act as a rectifier to charge the battery. The following analysis is done to find out the condition for diode turn-on.
Voltage equalizer circuit for four batteries are considered here as shown in Fig. 7(a) . The pole voltage of k th converter with respect to the negative terminal of k th battery is given in (6) . The pole voltage of k th converter with respect to the ground is given by, 
Using KVL in Fig. 7 and using (20) and (21),
Taking average on both sides over a switching period and rearranging terms, the voltage blocked by dc blocking capacitor is obtained,
The voltage of the common node of C and L with respect to the ground for k th converter is given by,
Now, it is assumed that the battery 3 is within the acceptable voltage range. Hence, the mosfets of the third converter are turned off and no current is flowing in the inductor as shown in Fig. 7(a) . So, the equivalent circuit in such condition is shown in Fig. 7(b) . Using superposition theorem, it can be shown that,
The voltage across the top diode of the third converter in Fig. 7 (a) is given by,
Using (23) and (27),
Since, the positive peak of Sq(t) function is 1, the maximum possible forward voltage on the diode is,
The voltage V b3 is within the acceptable tolerance band (V b3 ∈ [V avg −V tol , V avg +V tol ]), so the minimum value of V b3 is given by,
Using (33) in (30),
The voltage across the bottom diode in the third converter is given by,
The negative peak of Sq(t) function is −1. Hence, the maximum possible forward voltage across the bottom diode is given by,
So, both the diodes will not turn on if the following condition based on the forward voltage drop of the diode, V d,on can be ensured,
In this work, a voltage tolerance of 25mV is considered which is lower than the forward voltage drop of the diodes. Thus, it can be ensured that the battery with voltage in acceptable range is neither charged nor discharged. 
III. SOFT-SWITCHING
A. Turn-on Transition Fig. 8 shows the k th converter where the k th battery is discharging. The current and voltage waveforms of k th converter are shown in Fig. 9 . It can be observed from Fig. 9 , the turn-on transition for the top device begins at t = 0. However, the device turns on only after a small dead time. The inductor current is negative during this transition. Since both the devices are turned off during dead time, the negative current flows through the top diode and the top device turns on under zero voltage switching (ZVS) condition. The condition for ensuring ZVS is that inductor current is negative when the mosfet turns on. The inductor current is not controlled in close loop. However, it is possible to find a upper limit on inductor current at t = 0 for all battery condition as shown below,
The derivation of this limit is provided in Appendix B. Similarly, the turn-on transition for the bottom device begins at t = T s /2. During the dead time, the inductor current is positive which has the following lower limit,
Hence, the current flows through the bottom diode and the bottom device turns on under ZVS condition. Thus, ZVS turn on is ensured for all the devices of converters for discharging batteries under all load conditions. A similar argument can show that ZVS is ensured for converters for charging batteries as well.
B. Turn-off Transition
In order to achieve soft-switching during turn off transitions, an additional capacitor, C s is connected in parallel with each device as shown in Fig. 1 . The energy stored in these capacitors during turn off transition is recycled during turn-on transition.
The presence of C s capacitors reduces power loss during turn-off transition by slowing down the voltage rise across the switching device. The value of C s should be large enough so that the reduced power loss is small compared to a hard switched turn-off transition. During turn-off transition, inductor can be replaced by a current source as shown in Fig. 10(a) since the change in inductor current is negligible during current fall duration, t f and capacitor voltage rise duration t r .
The turn-off transition of the bottom device in Fig. 10 (a) starts at t = 0 when the inductor current is i k (0) for k th converter. Current fall in the device is assumed to be linear. The rest of the inductor current is equally divided between the two capacitors. Since the i k is negative at t = 0 as shown in Fig. 9 , the bottom capacitor gets charged till its voltage reaches the battery voltage V bk . The switch current, capacitor current, and the capacitor voltage during turn-off transition of the bottom device are shown in Fig. 10(b) . The power loss during this turn-off transition is given by [32] ,
During hard switching, the voltage rise depends on the device. The voltage rise time T vr is a function of device characteristics and gate resistance. The power loss in a hard switched turn-off transition is given by [33] ,
Hence, the ratio of turn-off losses in soft-switching and hardswitching is given by,
This ratio is maximum when (−i k (0)) is maximum. An upper limit on (−i k (0)) can be found as follows,
The derivation of this limit is provided in Appendix C. The maximum value of (−i k (0)) is calculated to be 13.6 A using (45) for n = 4, L = 2.1µH, f s = 30kHz, V bmax = 14.4V , V bmin = 10.5V and δ = 1/8. Voltage rise time t vr is calculated as 45.4ns for battery voltage of 10.5 V and the current fall time t f for switching current of 13.6 A is calculated to be 10.6ns using gate resistance, R g = 30Ω and device characteristics from datasheet [34] . The ratio in (44) is calculated for different values of C s and plotted in Fig. 11 .
Higher value of C s reduces power loss in MOSFET but increases required dead time. The required dead time must be more than capacitor voltage rise time t r in Fig. 10(b) . It is assumed that t f << t r and inductor current does not change significantly in the duration t r . Then the minimum required dead time t d(min) is given by,
In the worst case, the minimum required dead-time is obtained for the minimum value of (−i k (0)) which can be calculated from (40). The minimum required dead time in (46) is plotted in Fig. 11 along with the ratio of turn-off power losses in soft and hard switching. From Fig. 11 , C s is chosen to be 4.7nF as a trade-off between power loss and dead time requirement. However, the Mosfet has a parasitic capacitance between drain and source which varies from 1.2nF to 4.3nF . So, the effective value of C s varies from 5.9nF to 9nF . Hence, from Fig. 11 , the power loss in soft-switching is less than 1.5% of that in hard-switching and the minimum required dead time is 120ns. From (43), the hard switched turn-off loss for each mosfet is calculated to be 0.163W for the worst case of maximum value of (−i k (0)) and V b . So, for eight mosfets the total hard-switched turn-off loss is 1.31W which is 2.7% of the rated power of the equalizer circuit. Thus, soft-switching helps to improve the efficiency by 2.7% in the worst case. This improvement in efficiency will be greater if the circuit is designed for higher switching frequency. The switching frequency in the developed prototype is restricted to 30kHz mainly due to high conduction loss in the inductor windings at higher frequency. A better inductor design such as use of Litz wire in the winding can reduce the conduction loss leading to higher switching frequency. The proposed voltage equalizer can be implemented with lower cost and size with high efficiency with such inductor design. 
IV. TOPOLOGY COMPARISON
A quantitative comparison of requirement of circuit components and efficiency as well as a qualitative comparison of equalization speed among some of the existing topologies is presented in Table I . It can be observed from this table that the proposed voltage equalizer circuit achieves all the desired properties of [31] and offers higher efficiency.
Apart from achieving higher efficiency, the proposed method of voltage equalization offers lower requirements of ratings of the circuit elements leading to a reduction in cost and size of the equalizer. In order to explain this improvement, required ratings of the passive elements for the equalizer in [31] and the proposed equalizer are compared in Table II for same power rating.
V. EXPERIMENTAL RESULTS
A 48 W prototype for four 12 V lead-acid batteries has been developed in the laboratory to verify the theoretically estimated circuit operation of the proposed soft-switched topology. An FPGA based digital controller board generates the gate pulses which control the charging and discharging of each battery. In order to test the performance of the developed equalizer, the following tests were performed, 1) Two battery are charged and two battery are discharged at the same time to verify multi-cell to multi-cell charge transfer capability of the equalizer as well as to measure the efficiency of the circuit.
2) The equalizer is tested in a situation where one battery does not need be either charged or discharged to verify that this battery is not unnecessarily charged or discharged while the other batteries exchange power.
3) The convergence of the battery voltages is tested to verify the effectiveness of the equalizer and the equalization algorithm. 4) A hybrid ultra-capacitor (HUC) bank is chosen for testing the equalizer over multiple charge-discharge cycles as the HUCs take shorter time to complete one cycle compared to batteries. Also, this test verifies the effectiveness of the equalizer on an energy storage with higher charge-discharge rate. 
A. Testing on a Battery Bank
The developed voltage equalizer circuit is used on a battery bank consisting of four 12 V, 60 Ah lead acid batteries connected in series. In this experiment, gate pulses are generated to discharge batteries 1 and 2 while charging batteries 3 and 4. The Fig. 13 shows the battery currents during this experiment. It can be observed that currents drawn from batteries 1 and 2 are positive, which means that they are discharging. The currents drawn from battery 3 and battery 4 are negative, indicating that they are charging. This verifies that the equalizer is capable of transfer charge from multi-cell to multi-cell.
The measured battery currents and powers are given in Table  IV along with their theoretically calculated values using (18) and (16) which verifies the derived equations. The battery voltage values used in (18) and (16) are the measuredd vulues in order to compare with the measured currents and powers.
The inpur power to the equalizer is the sum of powers of discharging batteries (battery 1 and 2) and the output power is the sum of the powers of the charging batteries (battery 3 and 4). The power circuit efficiency of the prototype is calculated Table IV . However, the gate drive loss is not negligible compared to the power level of the circuit of 48 W. Gate drive circuit is powered by the batteries. The total loss in gate drive circuit is calculated to be 1.496W from Table IV. Considering the gate drive loss, the overall efficiency of the voltage equalizer is 91.76%. The battery current waveforms in Fig. 14 are measured when battery 1 voltage is within the acceptable range, battery 2 and 3 need to be discharged and battery 4 needs to be charged. It can be observed from the current waveforms that currents in battery 2 and 3 are positive. The current in battery 4 is negative and is almost twice of the current in battery 2 or 3. Hence, battery 2 and 3 are discharged together to charge battery 4 while current in battery 1 is zero. This observation verifies that the battery whose voltage is within the acceptable range is not charged or discharged while other batteries exchange charge among them and unnecessary charging or discharging is avoided.
B. Voltage Convergence Test
The equalizer is tested to verify its ability to achieve convergence of the battery voltages. The batteries are unequally charged to create voltage difference among them. Then, the voltage equalizer is used on the battery string and is controlled by the algorithm in Fig. 3 . The battery voltages during this test are plotted in Fig. 15 . The battery voltages has an initial difference of 1.3V among them and converge within a voltage band of 30mV in 90min. 
C. Verification of Soft-switching
The soft-switching of the proposed topology is also verified with this prototype. The worst condition for achieving softswitching occurs when the switching current is minimum. As discussed in the appendix, the switching current will be lowest in one of the discharging batteries if only one battery is charging and all other batteries are discharging. In order to verify soft-switching under this condition, switching waveforms are observed when battery 1, battery 2 and battery 3 are discharging while battery 4 is charging. Since the device current cannot be directly measured, the gate-source voltage is measured instead to estimate the current fall and rise in the device. Fig. 16 shows the drain-source voltage (V ds ) and gate-source voltage (V gs ) of the bottom device of the converter connected to battery 1. Fig. 16(a) shows the turn-on transition. The voltage across the device, V ds falls to zero before the gate voltage, V gs starts to rise. So, the current rise in the device occurs at zero voltage across the device. Hence, zero voltage switching (ZVS) is achieved in turn-on transition. Fig. 16(b) shows the turn-off transition. The current through the MOSFET reduces to zero when the gate voltage, V gs reduces and crosses the threshold voltage. The threshold voltage of the MOSFET is 2V [34] . It can be observed from Fig. 16(b) that when the gate voltage, V gs falls below 2V, the voltage across the device, V ds is less than 1V. So, the power loss in this transition is very small compared to a hard-switched transition. Hence, ZVS is achieved for turnoff transition as well.
D. Testing on a Hybrid Ultra-capacitor Bank
The developed four cell voltage equalizer prototype is used on a hybrid ultra-capacitor (HUC) bank consisting of four HUC racks. Each HUC rack has twenty 12 V, 2500 F HUC [35] connected in parallel. Four HUC racks are connected in series and the voltage equalizer is used to equalize the voltages of the HUC racks. The series connected HUC racks were charged and discharged by Bitrode Battery Module Test System [36] at 40 A. Since, HUC takes considerably less time for one chargedischarge cycle, this HUC bank is used to test the equalizer over multiple charge-discharge cycles. The voltage equalizer is tested on the HUC bank continuously over 18 charge-discharge cycles and the recorded voltages are plotted in Fig. 17 which shows good performance of the equalizer on the HUC bank with high charge-discharge rate. VI. CONCLUSION A soft switched cell-to-cell voltage equalizer circuit is proposed in this work. This topology avoids unnecessary charging or discharging of any battery to achieve fast voltage equalization. Charge transfer from multiple over-charged batteries to multiple under-charged batteries is achieved simultaneously. A theoretical analysis of the circuit operation is provided which shows that the equalization current does not depend on voltage difference and hence, the equalization speed does not reduce with time. It is shown theoretically that the battery whose terminal voltage is within acceptable range is not unnecessarily charged or discharged. Close loop control of the switches is not required. A simple algorithm for controlling the switching of the converters is provided. The topology operates in ZVS condition. A theoretical analysis of switching current shows that ZVS turn-on is achieved under all battery conditions. ZVS turn-off is achieved with a small capacitor in parallel with each switching device. The turn-off transition is analyzed to determine the value of this capacitor so that ZVS turn-off is achieved under all battery conditions and for which the required dead time can be set for the converter. The circuit operation is verified with a four battery voltage equalizer prototype showing a good match between theoretical estimations and experimentally measured currents and powers. It is also verified experimentally that when switches of a converter is turned off, the corresponding battery is neither charged nor discharged. A voltage convergence test is performed which shows convergence of voltages within 30mV tolerance and verifies the effectiveness of the simple equalization algorithm. The prototype is tested on a hybrid ultra-capacitor bank showing good performance over 18 charge-discharge cycles. A power circuit efficiency of 94.13% and an overall efficiency of 91.76% is measured.
APPENDIX

A. Inductor Current
The pole voltage of the k th converter in Fig. 1 with respect to the negative terminal of the k th battery is given by (6) . The first term in (6) is a dc quantity and the second term is an ac square wave quantity. Since, the capacitor C connected to poles of the converters blocks dc voltage, only the ac component of the pole voltage takes part in power transfer. Hence, the ac equivalent circuit is sufficient for calculation inductor current. The ac equivalent circuit is given in Fig. 18(a) where the voltage sources are given by, Principle of superposition is used to obtain the current through each voltage source. The equivalent circuit in Fig. 18(b) is obtained by assuming that only V 1 is active and other sources are replaced by short circuit. Equivalent inductance seen by the source V 1 is given by,
So, the currents drawn from voltage sources in this condition are given by,
Now, considering contributions of all the sources and using superposition,
V bi T r(t + δ i T s ) (52)
In general, the inductor current in the k th converter can be expressed as,
Let's consider that m number of batteries are discharging and (n − m) number of batteries are charging. Then, without any loss of generality, it can be assumed that batteries 1 to m are discharging while the rest of them are charging. As discussed in Section II-A, δ k = 0 for discharging converters and δ k = −δ for all charging converters. Lets consider k th converter, where k ∈ (1, m). Now, using these gate signal phases in (53), the expression for inductor current can be reduced to,
= c [aT r(t) − bT r(t − δT s )]
Where,
The minimum current in switches during switching transitions determines the minimum required dead-time for ensuring soft-switching. Hence, the inductor current is analyzed in the next subsection to find out its minimum value during switching transitions. 
The switching instances in a time period shown in Fig. 20 are t = 0 and t = T s /2 for all converters connected to discharging batteries including the k th converter. The inductor currents in the k th converter at the time instance t = 0 is obtained from Fig. 20 as follows,
The expression of i k (t = 0) is derived from (62) using (56), (57) and (58), as follows,
Here, (1 − 4δ) > 0 since δ < 1/4. Lets define,
Now, from (63), V bk has to be minimum to minimize (−i k (t = 0)). Since, k th battery is discharging, it is overcharged. Hence, the voltage of k th battery must be higher than the average battery voltage of the battery string. So, in worst case,
From (63),
To minimize the expression of (−i k (t = 0)) in (68), the worst case is considered where, m = m max = n − 1 and V m = V bmin . The minimum value of −i k (t = 0) is obtained as follows,
C. Upper Limit on (−i k (t = 0)) The expression of (−i k (t = 0) in (63) is rearranged as follows,
The expression in LHS of (71) 
